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Abstract – To continue reducing voltage in scaled 
technologies, both circuit and architecture-level resiliency 
techniques are needed to tolerate process-induced defects, 
variation, and aging in SRAM cells. Many different resiliency 
schemes have been proposed and evaluated, but most prior 
results focus on voltage reduction instead of energy reduction.    
At the circuit level, device cell architectures and assist techniques 
have been shown to lower Vmin for SRAM, while at the 
architecture level, redundancy and cache disable techniques have 
been used to improve resiliency at low voltages. This paper 
presents a unified study of error tolerance for both circuit and 
architecture techniques and estimates their area and energy 
overheads.  Optimal techniques are selected by evaluating both 
the error-correcting abilities at low supplies and the overheads of 
each technique in a 28nm.  The results can be applied to many of 
the emerging memory technologies. 
Keywords— SRAM, Vmin, Low Power, Low Voltage, Cache, 
Processors. 
I. SUMMARY  
Improving energy efficiency is critical to improving 
computing capability, from mobile devices operating with 
limited battery capacity to server designs operating under 
thermal constraints. A common technique in modern systems 
is the use of dynamic voltage-frequency scaling (DVFS) to 
trade performance for energy efficiency. Lowering supply 
voltage improves energy efficiency, which reaches a 
maximum at a supply near the threshold voltage in CMOS 
technology. Operation at low supply voltages, however, 
reduces design margins and increases the probability of errors. 
SRAM bitcells are the most sensitive to errors because their 
small size increases the impact of random variations, and the 
large number of cells in typical systems increases the 
likelihood of extreme variations. Hence the recent upswell of 
interest in solutions that cope with the unreliability of SRAM 
cells at low voltages to increase the available energy-
efficiency improvements from DVFS. 
The source of an error can be broadly categorized as either 
hard or soft. Hard faults can occur during manufacturing or 
appear as the system ages and are generally permanent. Soft 
errors happen rarely to random devices and are generally 
transient. It is important to distinguish between hard faults and 
soft errors as different modeling and mitigation techniques are 
required for each category. Hard faults define the yield of a 
system while soft errors define the failures-in-time (FIT) of a 
system. These error metrics, yield and FIT, are treated as 
constraints on acceptable system designs. Because of process 
variation, an SRAM cell might work at a higher voltage but 
fail at a lower voltage, so yield is also parameterized by 
operating point.  The probability that a bitcell fails increases 
exponentially with reducing voltage, and the minimum 
operating voltage of a system with acceptable SRAM yield is 
referred to as Vmin. 
Resiliency refers to the ability to tolerate process variation and 
prevent device non-idealities from causing system failure.  
Many different resiliency schemes that have been proposed 
both at the circuit level and the microarchitecture level. 
Circuit-level techniques, such as assist circuits that change 
wordline [2], bitline [3] [4], or cell supply voltages [1] on a 
cycle-by-cycle basis to strengthen or weaken particular 
devices during each operation, have been shown to 
significantly reduce Vmin.  However, circuit-level techniques 
must be re-evaluated for each process node, and do not 
entirely eliminate failures.  Architecture-level resiliency 
techniques use redundancy or error correction to repair or 
avoid bitcell failures. Redundancy-based techniques guarantee 
working memory cells to compensate for failing cells. 
Manufacturing faults are commonly handled with row or 
column redundancy that can correct a few cells per SRAM 
array [11].  To lower Vmin, many proposed microarchitecture-
level schemes attempt to identify cells that fail at lower 
voltages, and then keep the cache working at lower-voltage 
operating points by reconfiguring the cache to avoid these 
failing cells, albeit with reduced capacity [5], [6], [7]. Error-
correction-based techniques encode data with extra bits that 
are used to detect and correct bit flips when they occur [8], 
[9], [10], [12]. 
  In general, existing studies have focused on a single layer of 
abstraction, comparing circuit solutions to other circuit 
solutions and architecture techniques to other architecture 
techniques (with a few exceptions, such as [12]). Accurately 
accounting for interactions between circuit and architecture-
level techniques is critical.  Circuit-level requirements can be 
significantly relaxed if a small amount of redundancy is 
assumed, and the effectiveness of architecture-level 
techniques depends on the sensitivity of bitcell error rate to 
voltage. 
In this paper, we compare and analyze many prior resiliency 
schemes using a new holistic error model, and consider the 
effects of circuit-level design assumptions on the results. 
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This paper adds to the existing body of work in four main 
categories. 
1. A generic error model is proposed that can intuitively 
evaluate many of resiliency techniques with common 
evaluation metrics and assumptions. The proposed 
hierarchical combination of binomial distributions can 
accurately quantify the effectiveness of a wide variety of 
resiliency schemes. 
2.  The sensitivity of SRAM error events to circuit-level 
assist techniques is summarized in a unified fashion, for both 
6T and 8T cells.  
3. The sensitivity of microarchitecture-level resiliency 
techniques to circuit-level assumptions is analyzed. We show 
how previous works used a particular dataset that is very 
optimistic about the benefits of voltage scaling and leads to 
aggressive design points that require resiliency techniques 
with unnecessarily high complexity. 
4. Previously published techniques are evaluated and 
compared for energy-efficiency improvements and 
implementation overheads. 
5. Common trends from the analysis are summarized in 
the form of generic design guidelines for resilient cache 
design. 
The analysis is performed assuming the 28nm CMOS 
technology, but is applicable to finer technology nodes as 
well. A general framework of analyzing the impact of 
architectural techniques on array resiliency is applicable to a 
broad range of emerging memory technologies. 
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